Q	.Р.	Code: 16EC408	R10	5
R	eg	No:		_
		SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR		
(AUTONOMOUS) B.Tech II Year II Semester Supplementary Examinations July-2022				
COMPUTER ORGANIZATION AND ARCHITECTURE				
		(Electronics and Communication Engineering)		
Ti	me	3 hours Max. Ma	rks:	60
		(Answer all Five Units $5 \times 12 = 60$ Marks)		
		UNIT-I		
1	a	Explain the basic components of Generic Computing system regardless of its	L2	6M
	,	internalarchitecture with practical real time examples.		~
	b	Explain the phases involved in Instruction cycle with the help of necessary timing diagrams.	L2	6M
OR				
2	a	Identify the crucial features to design the instruction set architecture for a specific	L1	6M
		purposeprocessor.		<i></i>
	b		L2	6M
3	9	UNIT-II Using the register transfer notations, explain the Memory-Reference instructions with	L2	8M
5	a	examples.		0111
	b	Elaborate the steps involved in execution of Memory-Reference instructions with its	L1	4M
		timing signals.		
4	a	OR What is the use of program control instructions? Mention its typical instructions.	L1	6M
	b		L2	6M
		UNIT-III		
5			L5	6M
	b		L3	6M
(~	OR Design of this ALU which work and the time to be shown that the second shows the second shows the second shows	1.5	(M
6			L5 L1	6M 6M
	v	UNIT-IV		UIVI
7	a	Discuss the Memory Hierarchy in computer system with regard to Speed, Size and	L2	6M
	185	Cost.		
	b	1 5 51	L2	6M
8	a	OR Elaborate how DMA bypasses CPU and speeds up the memory operation.	L2	4M
U			L2	8M
		UNIT-V		
9		1 1 1 1 0	L4	6M
	b		L3	6M
1		ns,t ₄ =80 ns and interface resistors have a delay of t _r =10 ns. i) Find the clock cycle for pipeline. ii)Find out clock cycle for non-pipelined adder.		
		iii) Speed up of pipelined over non-pipelined.		
		OR		
10	a	With examples, Explain four segment CPU pipeline and Timing of instruction	L2	6M
	h	pipeline. Elaborate the major difficulties that cause the instruction pipeline to deviate from its	11	6M
	0	normal operation.		UTI
		*** FND ***		

*** END ***

1